Abstract -This paper addresses the problem of space compaction of test responses of combinational and scan-based sequential circuits. It is shown that given a precomputed test set T , the test responses at the functional outputs of the given circuit-under-test (CUT) can be compacted to a single periodic output, with guaranteed zero-aliasing.
Introduction
Space compaction, which refers to the problem of reducing a wide data stream to a narrow signature stream, is commonly used for test response compression. A typical space compaction scheme for a general circuit-under-test (CUT) is illustrated in Fig. 1 . A CUT with n primary inputs X = (21, 2 2 , . . . ,zn}, m primary outputs {yl, y2,. . . , is given, and the mbit test responses for a test stt?!l! are to be compacted to a q-bit data stream, where q <( m. The compaction ratio (m/q) becomes maximum for a singleoutput space compactor, i.e., when q = 1. The main problem of space compaction is the loss of fault coverage due to aliasing which maps a faulty response to a fault-free signature of the CUT.
A complex system-on-a-chip (SOC) is built with several IP cores whose structural descriptions are not known to the system designer [l] . Specific design and test methodologies suitable for cores have been reported recently in [l] . Earlier methods [3] - [6] of space compaction need a fault model and an internal description of the CUT, and are therefore unsuitable for core-based systems. Space compactors [2, 7, 51 that do not rely on the structural information of the CUT, and are independent of fault model, have been proposed for reducing the volume of test response data in a core-based system. *This work was funded in part by Deutsche Forschungsgemeinschaft, Germany, and in part by the US National Science Foundation under grant no. CCR-9875324.
It has been shown recently that zero-aliasing space compaction can always be achieved with q = 1 for a combinational CUT under a iven test set, if the compactor, in addition to being fed by the outputs of the CUT, is also fed by the inputs to the CUT; see Fig. 2 [7] . Unfortunately, this approach is not applicable to a sequential circuit as its inputs include the internal state lines which may not be available outside the core for synthesizin the compactor. Recently, parity trees [8] In this paper, we show that the limitation imposed by an earlier logarithmic lower bound on q [5] for zeroaliasing can be overcome by desi ning a compactor which is fed by the outputs of the 8UT and a counter that designates the sequence of test application. For a combinational or a scan-based sequential circuit, we describe a procedure for synthesizing a zero-aliasing compactor that shrinks the functional outputs of the CUT to a Single periodic output (q = 1). Space compaction is not applied to the scan outputs. We assume that the internal structure of the CUT is not known. The method is independent of the fault model, and uses only the information of the fault-free responses of the CUT to a precomputed test set T . All the errors produced by T at the outputs of the CUT, appear at the compactor output.
2
Conventional space compactors [3, 4, 51 use a scheme a5 in Fig. 1 3 Two-stage compaction
We assume that for the CUT C ,
The collection of all the response vectors is described
The proposed scheme of the compactor to achieve zero-aliasing with a single-output is shown in Fig. 3 . Fig. 57 . The characteristic function z4 is described in Table 2 . For each of the distinct response vectors, z4 is set to logic 1. Since, there are 6 distinct distinguishing vectors, the cubes corresponding to the remaining two (OOlddd, IlOddd), are set as don't cares (d). The logic value of .z4 for all the remaining inputs are set to 0. Thus, in the firststage, the six outputs of the CUT are compacted to four outputs z1, z 2 , z 3 , and z4. Proof: For every correct response Y (t,) corresponding t o a test t,, the characteristic function at the compactor output will be 1, and the distinguishing outputs will show the signature of the concerned faultfree response vector. If an error occurs, the erroneous response vector Y f ( t , ) must correspond to either another distinct vector in RM, or a vector $ ! RM. In the first case, the error will certainly propagate to the compactor output. In the second case, if the distinguishing vector of Y f ( t , ) disagrees with those in RM, the error is carried through them, else the characteristic function assumes logic 0. Hence, the compactor is zero aliasing for all errors produced by T in C.
Synthesis of z p using counter states
For efficient logic synthesis, the characteristic function z p may be implemented in a slightly different fashion.
We choose a set of columns randomly from the RM, and treat them similar to distinguishing columns for designing Cmap. To 
, b p o g z k l
representing the test t,. The truth table is then defined as before. This approach also preserves zeroaliasing. Thus, the size of the input set of variables defining z p can be appropriately chosen to fit in available logic synthesis tools, providing us options for a flexible design by choosing the size of p . In the limiting case, no distinguishing lines may be used, i.e., the second-stage compactor is not required. All the m outputs of the CUT along with the counter bits will define z p , and single-output compaction will be achieved.
Thus, the scheme used in the proof of Lemma 1 is obtained. The other extreme case arises when all m outputs serve as distinguishing lines, and feed the second-stage compactor. In this case, the first-stage compactor is not needed. An example of the latter appears while analyzing the circuit s298 (see Table 6 ).
Design of the second-stage compactor
The second stage of the compactor takes 
3.2.1
The mapping logic Cmap (see Fig. 4 ) generates matching outputs g,, 1 < i < p , which are given by: 
3.2.2
We use a simple heuristic to determine the test ordering with the goal of reducing the overhead of C m a p . 
( Y ( t ) ) . We order (i) the test vectors t's with respect to nondecreasing values of their N l ( Z ) , i.e., N l ( Z ( Y ( t i ) ) )

< N l ( Z ( Y ( t j ) ) + ti < t j , and ti < tj +-
Determination of test sequence Ts Nl(Z(Y(t2))) I Nl ( Z ( Y ( t j ) ) ) .
We choose, To = { t i , t 2 , . 
. . , t r i l } , and
T~ = {trti+i , . . . , t k } ,
Example 2:
Consider the circuit of Example 1. Table 3 shows ordering of test vectors from which the sets TO, and Ti are determined. In Table 4 Table 5 , which leads to the following Boolean functions for these outputs: g1 = b2b3 + blb2b3;gz = bib2 + blb2b3;g3
3.2.3
We use a special CMOS gate t o implement the code checker as shown in Fig. 6 . As observed in [lo] The logic value at w will be floating and will show the -previous value. On the other hand, if the error inverts all the checker inputs simultaneously, (i.e., 11 ... 1 instead of 00 ... 0, or vice-versa), then also the output at z becomes opposite to its expected value. In both the cases, therefore, the alternating (periodicity) nature of the output at z is lost.
From the above discussion, the next theorem follows. and Hayes [14] . A simple heuristic was used t o determine a minimal set of distin uishing columns.
Theorem 1 Given a test set T f o r a CUT
ESPRESSO 1 1 1 followed by SIS b 2 , was used for
Since these tools are unable t o handle very large benchmark circuits, we partitioned their outputs to ensure that the synthesis scripts ran to completion. For example, we partitioned the 320 functional outputs of ~3 5 9 3 2 into 10 groups of 32 outputs each.
The experimental results for zero-aliasing space compaction are shown in Table 6 . We report the hardware overhead for two combinational and seven sequential circuits. These figures include the area for the mapping logic and the characteristic function. The area due t o the code checker, counter, and comparators are not included since these are generic functional blocks that are not tailored to any CUT and can be reused across the complete design. The hardware overhead is clearly related t o the test length-the synthesis approach is more efficient for short test sets. For example, the area overhead is only 4.10% for c6288 and 7.85% for ~35932. Both these circuits possess very compact test sets. On the other hand, for ~1 4 9 4 , the overhead is high since the test set contains 100 patterns and the circuit is relatively small.
Conclusion
We have shown analytically that the functional outputs of a scan-based sequential circuit can be compacted to a single periodic output with guaranteed 
